Home Reviews Prepare For Your Next Job Interview


Prepare For Your Next Job Interview PDF Print E-mail
User Rating: / 25
Wednesday, 06 January 2010 16:10

Succeeding at job interviews requires practice. If you're applying for a verification job you'd better get yourself well prepared both mentally and technically. Nevertheless, a great deal of tension could be avoided if you knew in advance what sort of technical questions you might be facing. Different managers will ask different questions, usually from their own area of expertise, and not necessarily yours. So, we've collected for you some of the best websites that offer job interview questions that should help you in your next verification job interview. Wouldn't hurt to review them and plan your answers in advance.


A great source for questions (not many answers though) about SystemVerilog, Verilog, and Specman - http://www.testbench.in/IQ_00_INDEX.html


Applying for a Specman job? Make sure to check this out - http://www.specman-verification.com/index.php?entry=entry061218-182034


Not really verification, but if you're applying for a SystemVerilog job, it's good to know this as well - http://www.rficdesign.com/verilog-interview-question


Practice Perl questions here - http://www.techinterviews.com/perl-interview-questions-and-answers


Tricky riddles, some interviewers like to challenge their candidates... http://www.vlsichipdesign.com/index.php/Chip-Design-Articles/interview-puzzles.html



More tips from us:

  • Try to find out what HVL (SystemVerilog, e, SystemC, etc.) you'll be programming in. Practice your programming skills in that language before the interview.
  • Practice on presenting your last verification project. You should be able to draw a block diagram and tell what parts were under your responsibility. Know all the details!
  • Think of at least 3 big achievements that you were resonsible for in your last project. If your recommenders can reconfirm that later - it's even better.
  • Don't be afraid to tell that you LIKE verification and wish to become a professional in that area. Managers don't always realize that.


If you find additional sources please share! 

More articles :

» The Miracle Of Verification

Is verification really a miracle and verifiers have ceased to be engineers? Not too long ago I wrote an about some common myths in Verification. Today I would like to talk about a bigger myth which I like to call the "Verification Miracle Myth"....

» Review - Verification Leadership Seminar

How many of you have tried to cut on coffee? or even quit drinking coffee altogether? I guess a lot. Well, personally I’ve given up on trying but you know what? there’s actually something worse than having 8 cups of coffee per day - it’s the...

» Top Level Verification - What's The Big Deal?

How to attack your chip from the top? Why is it so difficult to put together a good top level verification plan? Here are a few ideas.

» About UVM And You

There’s been a lot of buzz about the lately and for a reason. The Universal Verification Methodology is about to change the rules of the game pretty soon, if not already. That is interesting because not too long ago verification engineers...

» Future Trends In HR

The industry is going through some tough times, no doubt about it. We’ve seen layoffs worldwide, projects being cancelled or put off for better times. How is this going to affect the way companies manage their human resources? Joining us today for...


0 #1 2010-05-17 11:39
Checkout these very unique collection of interview questions that covers various aspects of chip design! http://digitalelectronics.blogspot.com/search/label/Interview%20Questions
0 #2 2010-05-17 11:40

Add comment

Security code

Copyright © 2018 Think Verification - Tips & Insights on ASIC Verification. All Rights Reserved.
Joomla! is Free Software released under the GNU/GPL License.