Home SystemVerilog Cadence, Synopsys, Mentor - This Is Our Wish List


Cadence, Synopsys, Mentor - This Is Our Wish List PDF Print E-mail
User Rating: / 3
Thursday, 24 December 2009 17:13

As the EDA industry seems to be making moves towards a Unified Verification Methodology (OVM + VMM) we thought this would be a great opportunity to share a couple of things that have been on our wish-list for quite a while.

First, we’d like to have an option to set loggers verbosity/severity to Auto. What does Auto mean? Let’s say you have a failing test and you want to rerun it with verbosity set to high. Why run twice? What if you could tell the loggers to automatically raise their verbosity levels just before and after a DUT error occurs? (This involves buffering the log file but it’s a small price to pay).

Another issue on our wish list has to do with random stability. Sometimes you want to save a test-case and its respective seed number in order to be able to reproduce a specific scenario later on (let’s say for regression purposes). But, what happens if the database has evolved by the time you want to reproduce it in such a way that the same seed would generate a different scenario? Well, not sure if it’s feasible, but it would definitely be nice to have a function that compares 2 environments in terms or random stability, so we could know if a certain test-case plus seed would produce the same scenario on both of them. Alternatively - maybe we should simply have an option to unrandomize a test? That means automatically generating a directed test-case from a random test + seed. [Tip: You can intentionally create a set of directed tests to cover specific points of interest that arise every now and then - read our article about randomization]

And one final thing - how about adding an option to select a signal or a group or signals on the waveform viewer and autoatically generate the necessary SystemVerilog or e code (ports, hdl_path, hdl_expression, interface construct, clocking block, etc) to access them?

More articles :

» Don't Be SYSsy

Anyone who’s ever worked with me knows that I have several weaknesses. One of them is extra sensitivity to things that reside under sys (global.sys) in Specman/e. If this is Chinese to you then you’re probably a SystemVerilog guy: "sys" is the...

» Is ABV Becoming Mainstream?

Is Assertion-Based Verification (ABV) becoming mainstream? This question popped up today at Mentor’s ABV . Assertions in general and ABV in particular make another approach that you can use to verify your design. Usually ABV alone is not...

» UVM Users: Here Are Some Great Tips [Video]

A couple of years ago I wrote here about how the UVM was becoming the next big thing in the verification world.And guess what? I was right. Not that it was too hard to predict... but anyway, the industry has finally standardized on language (SV) and...

» Cool Things You Can Do with Verdi

Wow it's been a while, but I'm back with a new series of YouTube videos. Hurray !!This time it's all about Verdi and all the cool things it can do for you.Since most of you guys already know it is the best debugger out there, my goal is to show you...

» Specman GUI Trick

If you’re using Specman GUI to run simulations you must have encountered this rather annoying feature before - When running several simulations during the same session, specman doesn’t clear the log file by default so what you get in the end is...


0 #1 2010-01-12 10:49
VMM channel has the record replay capability which solves the 2nd problem of random stability. The transactions from one run ( any version of the testbench/DUT irrespective of the simulator) can be recorded and then replayed in a future simulation.

Add comment

Security code

Copyright © 2019 Think Verification - Tips & Insights on ASIC Verification. All Rights Reserved.
Joomla! is Free Software released under the GNU/GPL License.