Home Articles Main Get Hooked

Search

Get Hooked PDF Print E-mail
User Rating: / 1
PoorBest 
Thursday, 24 December 2009 15:45

Changing an existing eVC for new project requirements is a grueling task. It’s really painful for any eVC developer to witness his creation being torn apart by an end user, but a little prudence from the developer can result into longevity of eVC. Want to learn how to do it? We’ll get there in a minute.

 

But first, I’d like you guys to meet M.P. Rashid - Think Verification’s first guest author. He is a verification engineer (how else) at Tata Elxsi in Banglore. He’s really enthusiastic about verification with Specman and a regular reader of Think Verification (way to go!). Today he’s going to talk about using hook methods (hooks) efficiently, which is a concept we should all get familiar with.

Before we get started - just a quick reminder that if you would like to share your thoughts about functional verification, Think Verification warmly welcomes guest authors and bloggers.

Ok, fasten your seatbelts folks - you’re about to Get Hooked:

Download the arcitle [pdf]
Download code example [e file]

 
More articles :

» Method Manipulation In SV and e

If you're familiar with SystemVerilog and taking your first steps in e (or vice versa) you might find this useful. Here are some of the most common method manipulations that you''ll need to master and how you should go about implementing them in e...

» Verification Consulting, What's Next?

Will the demand for Design and Verification services change? How will Functional Verification look like 3 years from now? Think Verification caught Cristian Amitroaie, AMIQ’s CEO, for a quick chat.

» Plug, Play and Reuse!

Time to talk about module-to-system reuse, a very important topic. If you plan your verification environment properly (using one of the common methodologies in the market today or your own) you’ll be able to easily build a system level...

» Is ABV Becoming Mainstream?

Is Assertion-Based Verification (ABV) becoming mainstream? This question popped up today at Mentor’s ABV . Assertions in general and ABV in particular make another approach that you can use to verify your design. Usually ABV alone is not...

» Specman Compiled Mode

This is a really short tutorial that demonstrates the entire process of compiling and running a simulation with NC-Verilog & Specman (using compiled specman).

Add comment


Security code
Refresh

Copyright © 2017 Think Verification - Tips & Insights on ASIC Verification. All Rights Reserved.
Joomla! is Free Software released under the GNU/GPL License.